Abstract-This paper presents a fufly integrated amdog front-end LSI chip which is an interface system between digitaf signal processors and existing anrdog telecommunication networks. The developed analog LSI chip includes many high level function blocks snch as A/D and D/A converters with 11 blt resolution, various kinds of SCF'S, sn ACC circuit, an external control level adjuster, a carrier detector, and a zero crossing detector. Design techniques employed are mainly directed ta ward circuit size reductions.
The AGC circuit operates over a '40-0 dBm receive signal range, and the operation limits the level variation to a maximum 2.7 dB at the A/D converter input.
The AGC circuit output signals are converted to 11 bit codes by the A/D converter. Rather high accuracy is necessary to equalize the 2.7 dB variation in the input level by the digital AGC method.
An external coupling capacitor is used for dc offset error rejection. The capacitor eliminates dc error in the receive SCF's and AGC circuit.
The receive section includes an anti-aliasing filter, a smoothing filter, and a cable equalizer. These circuits are the same as the transmit section.
All the SCF'S operate on a 288 kHz clock, which is gener. ated by counting down an external clock. Because of the syn. chronous SCF'S operation, analog loop-back tests are possible. The transmit low-pass filter output can be connected to the receive low-pass filter input for the test, and the receive cable equalizer output can be connected to the attenuator input.
The RC-active filters, on the input of the transmit low-pass filter and the output of the receive high-pass filter, allow asynchronous A/D, D/A, and SCF'S operation.
Receive filter output signals are used in the carrier detector and zero crossing detector. The carrier detector monitors receive signal levels. The zero crossing detector is used for 300 bit/s FSK decoding. Fig. 5 . Since the resistive voltage dividers are free from the effects of parasitic capacitances, the unit capacitance area can be decreased without regard to the parasitic effects. The 0.25 pF unit capacitance is utilized for the high-pass filters. The high-pass fflter circuit configuration, where two resistive dividers are employed, is shown in Fig. 6 . A large capacitance ratio (400: 1), required in the original circuit without the voltage dividers; can be reduced to 140:1 by using the resistive voltage divider.
Accordingly, the total capacitance becomes 140 pF by using the 0.25 pF unit capacitance.
D. Delay Equalizer
As mentioned previously, the sampling frequency to the passband frequency ratio is high; therefore, a delay equalizer transfer function can be approximated in the s domain. A z-transfer function is obtained through the bilinear z transform. The designed delay time is illustrated in Fig. 7 Fig. 8 with dashed lines.
1? Experimental Results
Transmit and Receive Filters: Measured amplitude responses in decibels for transmit and receive filters are illustrated with solid lines in Fig. 4 (a) and (b), respectively. These figures
show that the differences between designed and measured filter responses are small. The 0.44 pF unit capacitor, employed for these SCF'S, can be recognized to guarantee high accuracy fabrication of capacitance ratios. Delay Equalizer: Measured group delay time and amplitude response in decibels are illustrated in Fig, 7 (a) and (b) using solid lines, respectively. The fabrication error for the group delay time is small. Amplitude error is about 0.16 dB (peakto-peak) in the passband and satisfies the requirement.
Cable Equalizer: Fig. 8 shows measured amplitude responses in decibels using solid lines. through the resistors and the input voltage appears at the output. For a negative input, the depletion transistor becomes a source follower, and the circuit operates as an inverting amplifier with a gain of -1. The enhancement transistor is also applicable for this rectifier. However, the depletion transistor is used for large output swings. This full-wave rectifier shows linear response in the 100 mV-4 V range. The nonlinearity in low levels is caused by offsets of amplifiers A 2 and A3, which are evaluated to be 10 mV.
The AGC loop is required for fast response. If there were no AGC loop, the amplifier and rectifier would be saturated for high level carrier. As a result, the carrier-off detection would have required a larger delay. The unit capacitance value is 1.26 pF for the A/D converter apd 0.33 pF for the D/A converter. Sampling rate ranges from 7.2 to 9.6 kHz and full "scale is t2.5 V. Measured linearity error is # LSB for the 11 bit A/D converter and~LSB for the 9 bit D/A.
The zero crossing detector, shown in Fig. 11 , is an autozeroing comparator, using the chopper zmplitler technique.
It consists af four differential amplifiers, coupling capacitors, and a flip-flop circuit. It has about 3.5 mV hysteresis to make the circuit insensitive to AM noise.
The attenuator consists of a multitapped resistor string and switches which give access to the desired tap. The attenuator loss can be varied from O dB to 31 dB in 1 dB steps. Since the attenuator level is determined by the relative value of each resistor, it is accurate and stable within~0.2 dB.
VI. OPERATIONAL AMPLIFIER
An operational amplifier has been designed to have a low power consumption and a wide bandwidth using a new circuit configuration for ap input stage. A schematic of the operational amplifier is shown in Fig. 12 . The amplifier consists of three stages.
An input stage has both functions of a differential amplification and a differential to single-ended conversion that is achieved by a current mirror circuit with M8 and M9. Therefore, the amplifier does not need the differential to singleended conversion stage following the input stage. The amplifier can also reduce a pole, and can have a wide bandwidth with small dc current. The input stage has a 30 dB gain.
The second gain stage is a normal inverter with Ml O and Ml 1. This stage operates with a single power supply in order to reduce power consumption.
It has a 28 dB gain.
An output stage Ml 2-Ml 9 operates class A push-pull. M14
and Ml 7 compose a current mirror circuit that reverses the second gain stage output signal phase. Ml 6 operates as a current source in order to increase Ml 7 mutual conductance gm. Ml 5 is used in a local negative feedback loop to reduce the output impedance required to drive large capacitive loads. process was used for its high density wafers. Chip size is 7.14 X 6.51 mm.
amplifiers, 4 comparators, 400 digital circuits and low cost The chip contains 39
gates, 2100 pF polysilicon-polysilicon capacitance, and 690 kQ polysilicon resistance. The minimum gate length for a transistor is 6 pm, and the minimum width for a llne is 5 gm. The unit switched capacitor is 0.25 pF in the high-pass filter and delay equalizer, and the 0.44 pF unit capacitor is used in low-pass filters.
The polysilicon-poly silicon capacitance and polysilicon resistance are used for the low voltage coefficient. VIII. SYSTEM PERFORMANCE With this LSI, the 2400-9600 bit/s modem, which is compatible with CCITT recommendations, can be realized. Fig. 14 shows the error performance for a 4800 bit/s mod'em, which includes the analog front-end chip. The curves show good performance, and the error rate is less than 10-5 at a 20 dB signal-to-noise ratio.
IX. CONCLUSION
A fully integrated analog front-end LSI chip is presented in this paper. It is effectively applied to an interface system between a digital signal processor and existing analog telecommunication networks.
The developed LSI chip includes many high level function blocks: A/D and D/A converters, various kinds of SCF'S, an AGC circuit, an external control level adjuster, a carrier detector, and a zero crossing detector.
Several circuit design techniques are employed, directed toward minimizing chip area. Experimental results show that the fabricated LSI chip has good performance. By using the developed analog front-end LSI chip and a digital signal processor, compact size modem systems can be successfully constructed.
